Introduction 0000	Folding BlueJEP 0000	Implementation and Experiments	Discussion 00	Conclusion

Investigating Hardware Micro-Instruction Folding in a Java Embedded Processor

Flavius Gruian¹ Mark Westmijze²

¹Lund University, Sweden flavius.gruian@cs.lth.se
²University of Twente, The Netherlands m.westmijze@student.utwente.nl

Java Technologies for Real-time and Embedded Systems, 2010

Introduction 0000	Folding BlueJEP 0000	Implementation and Experiments	Discussion 00	Conclusion
Outline				





Implementation and Experiments

4 Discussion



Introduction ●○○○	Folding BlueJEP 0000	Implementation and Experiments	Discussion 00	Conclusion
Goal				
What are	we trying to	do?		

Implement bytecode folding on an existing Java embedded processor and evaluate the results with respect to:

- theoretical estimates
- absolute speed-up
- performance w.r.t. device area

Introduction ●○○○	Folding BlueJEP 0000	Implementation and Experiments	Discussion 00	Conclusion
Goal				
What are	we trying to	do?		

Implement bytecode folding on an existing Java embedded processor and evaluate the results with respect to:

- theoretical estimates
- absolute speed-up
- performance w.r.t. device area

Finally...

Is it worth it?

Introduction	Folding BlueJEP 0000	Implementation and Experiments	Discussion 00	Conclusion
Starting Point				
Original	Dracas A	chitactura		

BlueJEP

BlueSpec System Verilog Java Embedded Processor, a redesign of JOP [M. Schöberl]

- micro-programmed, stack machine core
- predictable rather than high-performance (RT systems)
- JOP micro-instruction set (for ease of programming)

Introduction 0•00	Folding BlueJEP 0000	Implementation and Experiments	Discussion 00	Conclusion
Starting Point				
Original I	^{>} rocessor Ai	rchitecture		

BlueJEP

BlueSpec System Verilog Java Embedded Processor, a redesign of JOP [M. Schöberl]

- micro-programmed, stack machine core
- predictable rather than high-performance (RT systems)
- JOP micro-instruction set (for ease of programming)
- specified in BSV [see JTRES 2007]

Introduction	Folding BlueJEP	Implementation and Experiments	Discussion	Conclusion
0000				
BlueJEP Architecture				

Six Stages Micro-Programmed Pipeline



Introduction	Folding BlueJEP 0000	Implementation and Experiments 00	Discussion 00	Conclusion
Folding Theory				
Bytecode	Folding Theo	ory		

• stack machine (JVM) code can be shorter on multi-address machines that emulate them

stack code \approx 7 bytes	3-address code ≈4 bytes
iload a iload b iadd istore c	add a, b, c

Introduction	Folding BlueJEP 0000	Implementation and Experiments	Discussion 00	Conclusion
Folding Theory				
Bytecode	Folding Theo	ory		

• stack machine (JVM) code can be shorter on multi-address machines that emulate them

stack code \approx 7 bytes	3-address code \approx 4 bytes
iload a iload b iadd istore c	add a, b, c

• folding pattern length depends on the available resources (ALUs, memory ports)

Introduction	Folding BlueJEP 0000	Implementation and Experiments	Discussion 00	Conclusion
Folding Theory				
Bytecode	Folding Theo	ory		

 stack machine (JVM) code can be shorter on multi-address machines that emulate them

stack code \approx 7 bytes	3-address code ≈4 bytes
iload a iload b iadd istore c	add a, b, c

- folding pattern length depends on the available resources (ALUs, memory ports)
- bytecodes are grouped in classes by resource access, e.g.:
 - P producer: pushes a value in the stack
 - C consumer: pops a value in the stack
 - O operation: uses top two and pushes back a result
 - S special: not foldable (breaks a pattern)

Introduction 0000	Folding BlueJEP ●000	Implementation and Experiments	Discussion 00	Conclusion
Folding Scheme				
Adopted	Folding Sche	eme		

- fixed folding pattern approach [picoJava-II]
- micro-instruction level (rather than bytecode level)
- maximum length of four micro-instructions (at most four single instruction bytecodes)

Folding Pattern	Length
ррос	4
рос	3
ррс	3
рс	2
ос	2
ро	2

Introduction 0000	Folding BlueJEP ⊙●○○	Implementation and Experiments	Discussion 00	Conclusion
Folding Scheme				
Pre-design	Estimates			

How much is the number of executed clock cycles reduced?

Introduction 0000	Folding BlueJEP ⊙●○○	Implementation and Experiments 00	Discussion 00	Conclusion
Folding Scheme				
Pre-desigr	Estimates			

How much is the number of executed clock cycles reduced? Processed cycle accurate simulation traces say:

- $\bullet~\approx 30\%$ fewer cycles for 0-delay memory
- $\bullet~\approx 25\%$ fewer cycles for realistic memory

Introduction 0000	Folding BlueJEP ○○●○	Implementation and Experiments	Discussion 00	Conclusion
Design				
Architect	ural Changes	5		

Increase *fetch* parallelism to allow folding:

- wider fetch-bytecode stage: up to four bytecodes must be available simultaneously.
- **multiple bytecode FIFOs:** to feed the next stage with sequences of bytecodes.
- wider fetch-instruction stage: up to four different micro-addresses must be read simultaneously.
- multiple micro-instruction FIFOs: to provide patterns to the decode stage.
- folding schemes in the decode stage: to identify and handle foldable patterns.

Introduction 0000	Folding BlueJEP ○○○●	Implementation and Experiments	Discussion 00	Conclusion
Design				
Configur	ability			

Highly configurable architecture:

- bytecode bandwidth (1,2,4)
- e micro-instruction bandwidth (1,2,4)
- foldable patterns

Introduction 0000	Folding BlueJEP ○○○●	Implementation and Experiments	Discussion 00	Conclusion
Design				
Configu	rability			

Highly configurable architecture:

- bytecode bandwidth (1,2,4)
- 2 micro-instruction bandwidth (1,2,4)
- foldable patterns



Figure: Handling 2 bytecodes, 4 micro-instructions simultaneously.

Introduction 0000	Folding BlueJEP 0000	Implementation and Experiments	Discussion 00	Conclusion
Setup a	nd Tools			

Synthesis \rightarrow device area, maximum clock frequency

- FPGA, Xilinx Virtex-5 (XC5VLX30-3)
- BSV compiler 2006.11, $BSV \rightarrow Verilog$
- Xilinx EDK 9.1i, Verilog + $IPs \rightarrow System$
- Xilinx ISE 9.1i, System \rightarrow FPGA
- Chipscope, to calibrate simulation

Introduction 0000	Folding BlueJEP 0000	Implementation and Experiments	Discussion 00	Conclusion
Setup a	nd Tools			

Synthesis \rightarrow device area, maximum clock frequency

- FPGA, Xilinx Virtex-5 (XC5VLX30-3)
- BSV compiler 2006.11, $BSV \rightarrow Verilog$
- Xilinx EDK 9.1i, Verilog + $IPs \rightarrow System$
- Xilinx ISE 9.1i, System \rightarrow FPGA
- Chipscope, to calibrate simulation

Simulation \rightarrow executed clock cycles

- Desktop, Linux
- BSV compiler 2006.11, $BSV \rightarrow Executable$
- custom tools for parsing the output from instrumented code



Original	Ealding Co.	f(A)		
Results				
Introduction 0000	Folding BlueJEP 0000	Implementation and Experiments 0•	Discussion 00	Conclusion





Introduction 0000	Folding BlueJEP 0000	Implementation and Experiments	Discussion ●○	Conclusion
Discussior	1			

Introducing folding and more patterns:

- + reduce the executed clock cycles (as in theory), but
 - ... greatly reduce the maximum clock frequency
 - ... and also greatly increase the required device area

Introduction 0000	Folding BlueJEP 0000	Implementation and Experiments	Discussion ••	Conclusion
Discussior	<u>ו</u>			

Introducing folding and more patterns:

- + reduce the executed clock cycles (as in theory), but
 - ... greatly reduce the maximum clock frequency
 - ... and also greatly increase the required device area

Performance/area unit gets as low as 1/4 for some designs with maximal folding!

Introducing more simple processors instead of using folding would be more efficient.

Introduction 0000	Folding BlueJEP 0000	Implementation and Experiments	Discussion o	Conclusion
Provision	S			

Reservations:

- using RT-level VHDL instead of BSV may offer better control over the critical path
- introducing more stages may increase clock frequency
- multi-method caches instead of one-method cache would improve overall performance
- other applications than the one we used (GC) could exhibit more folding potential
- more elaborate folding schemes may be more effective

Introduction 0000	Folding BlueJEP 0000	Implementation and Experiments	Discussion 00	Conclusion
Finally				

Summary We evaluated folding schemes for BLUEJEP and conclude that the **performance greatly decreases** although the number of executed cycles is reduced.

Introduction 0000	Folding BlueJEP 0000	Implementation and Experiments 00	Discussion 00	Conclusion
Finally				

Summary We evaluated folding schemes for BLUEJEP and conclude that the **performance greatly decreases** although the number of executed cycles is reduced. Observation Theoretical gains are not enough to show efficiency. **Complete implementations** must be evaluated!

Introduction 0000	Folding BlueJEP 0000	Implementation and Experiments 00	Discussion 00	Conclusion
Finally				

Summary We evaluated folding schemes for BLUEJEP and conclude that the **performance greatly decreases** although the number of executed cycles is reduced.

Observation Theoretical gains are not enough to show efficiency. Complete implementations must be evaluated!

Recommendation For our case, using several simple processors is potentially more efficient.

Introduction 0000	Folding BlueJEP 0000	Implementation and Experiments	Discussion 00	Conclusion

Thank you!

Introduction 0000	Folding BlueJEP 0000	Implementation and Experiments	Discussion 00	Conclusion

Thank you!

Questions?